Abstract-An
I. INTRODUCTION
T HE CO-PLANAR Grid (CPG) sensing technique has been successfully combined with recent advances in Cadmium Zinc Telluride (CZT) manufacturing, resulting in large-volume high-resolution room-temperature gamma-ray spectrometers. Due to their efficiency and compactness the CPG sensors are being considered in an increasing number of applications, ranging from nuclear material safeguard to radioisotope identification in security and defense, environmental remediation, well logging, medical diagnostics, and gamma-ray astronomy [1] - [4] .
By subtracting the signals from two co-planar inter-digitized grid electrodes (collecting grid and noncollecting grid) the CPG becomes sensitive to electrons only, overcoming the limit of poor holes mobility typical of the CdZnTe material. In order to compensate for the residual electron trapping, two techniques were proposed. The first consists of lowering below 1 the gain of the noncollecting grid relative to that of the collecting grid [5] . The second consists of keeping and weighting each event by measuring its depth of interaction through simultaneous processing of grids and cathode signals [6] .
The availability of a front-end application specific integrated circuit (ASIC) capable of amplifying and suitably processing the signals from CPG sensors is attractive, especially in developing portable and battery-operated detection systems. The 
II. ASIC ARCHITECTURE
In Fig. 1 , the block diagram of the ASIC is shown. It implements three front-end channels. Two channels provide amplification and processing of the two grids signals (collecting and noncollecting). One channel provides amplification and processing of the cathode signal.
The grid electronics is composed of two low-noise charge amplifiers followed by a difference amplifier. The charge amplifiers have n-channel input MOSFETs and are based on the dual-stage charge gain circuits described in [7] where the first stage is the older configuration [7, Fig. 3] with gain equal to 16 and the second stage is the newer configuration [7, Fig. 4 ] with gain adjustable to 3 or 6. Before entering the difference amplifier, each signal goes through an additional circuit, not shown in Fig. 1 , which realizes the first pole of the shaper [7] . Three additional buffers make available the two unshaped signals (after the first pole) and their difference to dedicated outputs.
In Fig. 2 , a detail of the difference amplifier is shown. The relative gain can be adjusted through a combination of switches (S1, S2, and S3) and an external resistor following the equation (1) where is the resistance seen between nodes and and resulting from the combination of S1 and S2.
If the switch S3 is open the relative gain G equals 1, 0.6 and 0.5 when respectively, S1, S2, and S1+S2 are closed. If the switch S3 is closed, the relative gain depends on the value of the external resistor , as shown in Fig. 3 . It is also possible to disable the noncollecting channel providing an effective relative gain . The difference signal feeds a comparator with externally controllable threshold, thus generating the corresponding timing signal.
The cathode electronics is composed of a low-noise charge amplifier followed by a shaping amplifier. The charge amplifier has an n-channel input MOSFET and is based on the dual-stage charge gain circuits as in the grid case, with the two configurations inverted due to the opposite polarity of the collected charge [7] . A comparator provides the timing of the cathode signals, while a buffer makes the unshaped signal (after the first pole) available to a dedicated output.
In both cases, the shaping is a fifth-order with complex conjugate poles [8] and band-gap referenced (BGR) baseline stabilizer (BLH) [9] . In Fig. 4 , the schematic of the shaping amplifier is shown. As previously discussed, the first pole is actually localized right after the charge amplifier circuit, before the buffer. In this ASIC version, the peaking time is set to 5 s.
Each channel implements a 500 fF test capacitor which can be externally enabled through dedicated switch. The gain can be switched between 36 mV/fC and 18 mV/fC in order to cover an energy range up to 3 MeV. The total dissipated power is 25 mW from a single 2.5 V supply. The technology is TSMC 0.25 m and the layout size (shown in Fig. 5 ) is 3.1 3.1 mm .
III. NOISE ANALYSIS
The dual-channel electronics for the grid signals requires a dedicated noise analysis. In Fig. 6 , a schematic for the eval- uation of the equivalent noise charge (ENC) is shown, where , , and are the power spectral densities associated with the respective noise generators. and are the input capacitance and the noise spectral density of charge amplifier.
is the spectral density associated with the CPG bulk current and the bias resistor of each grid. is associated with the inter-grid current component , while and are the grid plus interconnects capacitance and the inter-grid capacitance respectively. Q is the charge released by the sensor and, due to the way the CPG operates, it can be represented as a single generator at input of the collecting grid.
The schematic in Fig. 6 can be easily transformed into the one in Fig. 7 , where the correlation between the equivalent noise generators due to and is taken into account. In Fig. 7 , is the total input capacitance. Following Fig. 7 , the ENC can be written as (2) where and are, respectively, the white and noise component of the amplifier noise spectrum , and , , and are coefficients related to the shaper [10] . In the limit for and , it follows, respectively,
(3b)
In (3) we assumed and, in agreement with the results reported in [11] - [13] , the last term was neglected . Since in CPG sensors can be on the order of tens of pF, it may easily dominate compared to the other capacitive terms. It can be observed that the increase in the ENC component related to the series noise when the system operates in dual channel, when compared to the single channel, is not limited to . It can actually go from for up to for . The increase in the ENC component related to the parallel noise remains for and for . With regards to the second compensation method described in Section I and based on the measurement of the depth of interaction, it might be of interest a comparison between the energy ratio approach and the timing difference approach. In the first case the ratio between the cathode energy and the difference energy is measured. In the second case the delay from the difference timing to the cathode timing is measured. In both cases the result is related to the depth of interaction, but the resolution may be different. Concerning the first approach, the r.m.s. noise on the measurement of the depth can be approximated with (4) traveling in the bulk, is independent of the amplitude, the r.m.s. noise in the measurement can be approximated with (5) where the term due to the difference signal, characterized by a high slope, was neglected.
A comparison between (4) and (5), along with the ballistic deficit associated with the measurement of the cathode energy, suggest that the second approach may offer better resolution. In addition, if the timing is performed on the grid signals only (e.g., collecting and difference), the depth of interaction can be measured without information from the cathode, with consequent benefits in terms of complexity, power, and real estate.
IV. FIRST EXPERIMENTAL RESULTS
The ASIC was characterized with a 15 15 7 mm CdZnTe CPG sensor from eV-Products (II-VI Inc.). In Fig. 8(a) , measurements of the ENC versus peaking time with the CPG sensor connected to the ASIC and unbiased are shown for the cathode and grid difference with , , and . The measurements with the internal shaper are also shown.
In our case, , , . The increase in ENC from at to at confirms the noise correlation discussed in previous section. The ENC of the ASIC, limited to the series noise component, can be roughly approximated with (6) In Fig. 8(b) , the same measurements of the ENC versus peaking time with the CPG sensor connected and biased at In our case was extracted, in agreement with a measured cathode leakage around 12 nA at 290 K while , measured in the range of tens of nA, contributed to the noise in negligible amount in agreement with the results in [11] - [13] . The cathode ENC at shorter peaking times with sensor biased was higher than expected and needs further investigation.
In Fig. 9 , the measured collecting, noncollecting, difference and shaped responses to a charge injected through test capacitors are shown for the cases , , and . An integral linearity error below for energies up to 1.5 MeV (3 MeV for lower gain setting) was measured.
In Fig. 10 , the unshaped responses of the ASIC-CPG to a source for (a) interaction close to grid and (b) interaction close to cathode are shown. When the interaction is close to the grid, the cathode signal has low amplitude and the delay from the interaction to the difference signal is negligible. When the interaction is close to the cathode the cathode signal has high amplitude and a time delay from the interaction to the difference signal, due to the transit time of the electrons, can be observed (about 400 ns in this case).
In Fig. 11 , the unshaped and shaped responses of the ASIC-CPG to a source are shown. Difference and cathode shaped signals can be used for the measurements of the depth of interaction [6] .
In Fig. 12 , the unshaped and timing responses of the ASIC-CPG to signals for (a) interaction close to grid and (b) interaction close to cathode are shown. The delay from the cathode timing (time of interaction) to the grid timing can be used as an alternative method for the measurement of the depth of interaction.
In Fig. 13(a) , the spectrum from a source is shown. The spectrum was measured at using the first compensation technique described in [5, Section I] . A at 662 keV was measured with . Fig. 13(b) shows the FWHM versus the relative gain , measured at , on the 662 keV peak of and on the peak from the test pulse. This result is in qualitative agreement with the one reported in [5] .
V. CONCLUSIONS AND FUTURE WORK
An ASIC for CPG sensors is being developed. Noise analysis has shown that, due to the correlation associated with the inter-grid capacitance, the series noise contribution form the front-end electronics can be relevant. This problem will be addressed in a next version of the ASIC by replacing the n-channel input MOSFET with a p-channel, characterized by a lower series noise in the frequency range of interest [10] . Measurements with a CPG sensor have been carried out by using the relative gain compensation technique giving results in qualitative agreement with [5] . The characterization of the ASIC-CPG system using the compensation based on the measurement of the depth of interaction is in progress, and the two techniques of difference/cathode amplitude ratio and difference-cathode delay will be compared. For the second technique, the timing from the collecting grid will be considered as an alternative to the one from the cathode signal.
